Control and Status Register
(CSR) A special register in most CPUs that stores additional information about the results of machine instructions, e.g. comparisons. The CSR consists of several independent flag bits such as carry, overflow and zero. The CSR is chiefly used to determine the outcome of conditional branch instructions or other forms of conditional execution.
Last updated: 2018-01-29
contract programmer ♦ control ♦ Control and Status Register ♦ control bus ♦ control-C
Try this search on Wikipedia, Wiktionary, Google, OneLook.