Control and Status Register


(CSR) A special register in most CPUs which stores additional information about the results of machine instructions, e.g. comparisons. It consists of several independent flag bits such as carry, overflow and zero. The CSR is chiefly used to determine the outcome of conditional branch instructions or other forms of conditional execution.

Last updated: 2017-11-11

Nearby terms:

contract programmercontrolControl and Status Registercontrol buscontrol-C

Try this search on Wikipedia, OneLook, Google