A cache with a posted write-through policy (e.g. Intel 80386) delays the write-back to main memory until the bus is not in use.
Try this search on Wikipedia, OneLook, Google
Nearby terms: POST « post « postcardware « posted write-through » Postel, Jon » postfix notation » postfix syntax
