(Or "rectangle slinger"). A chip designer who spends most of his or her time at the physical layout level (which requires drawing *lots* of multi-coloured polygons).
Updated: Sun Oct 23 02:50:45 2016
No longer supported by Imperial
College Department of Computing
Copyright Denis Howe 1985