Built from template.html Nibble Mode DRAM from FOLDOC foldoc.org: wombat.doc.ic.ac.uk & foldoc.doc.ic.ac.uk:

Nibble Mode DRAM

<storage>

A standard DRAM where four successive bits can be clocked out of the single data line by successive pulses on the CAS\ line while RAS\ is active. A column address is only required for the first bit.

This mode is now unfashionable but can be found on some older 64 kilobit and 256 kilobit chips.

Last updated: 1997-12-03

Nearby terms:

NIAL Systems Ltd.NIAMnibbleNibble Mode DRAMNICNIC.DDN.MILNICE

Try this search on Wikipedia, OneLook, Google


if HTMLCOMMENTBOX
Loading

end HTMLCOMMENTBOX footer
content
left
left-mid right
container Quantcast Google Analytics