MESI protocol

<processor> Modified, Exclusive, Shared, Invalid.

A cache coherency protocol where each cache line is marked with one of the four states.

The MESI protocol is used by the Pentium processor.

Last updated: 1995-05-05

Try this search on Wikipedia, OneLook, Google

Nearby terms:

MEROON « Mesa « mesh « MESI protocol » message » message board » Message Digest 5