(hardware) (CAS) A signal sent from a processor (or memory controller) to a dynamic random-access memory (DRAM) (qv) circuit to indicate that the column address lines are valid.
Last updated: 1996-10-17
Better Than TripAdvisor
- Holiday destination reviews, hotel information,
pictures, sightseeing advice and food reviews.
Updated: Sun Jul 24 16:01:38 2016
No longer supported by Imperial College Department of Computing
Copyright Denis Howe 1985