(hardware) (CAS) A signal sent from a processor (or memory controller) to a dynamic random-access memory (DRAM) (qv) circuit to indicate that the column address lines are valid.
Last updated: 1996-10-17
Updated: Thu Feb 23 05:57:25 2017
No longer supported by Imperial
College Department of Computing
Copyright Denis Howe 1985